



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/903,480		07/11/2001	Takahiro Okada	P/1071-1398	P/1071-1398 9330	
32172	7590	04/05/2005		EXAMINER		
		IRO MORIN & O	SHARON, AYAL I			
1177 AVENUE OF THE AMERICAS (6TH AVENUE) 41 ST FL. NEW YORK, NY 10036-2714				ART UNIT	PAPER NUMBER	
				2123		

DATE MAILED: 04/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)						
		09/903,480	OKADA ET AL.	OKADA ET AL.					
	Office Action Summary	Examiner	Art Unit						
		Ayal I Sharon	2123						
	The MAILING DATE of this communication		ith the correspondence ad	dress -					
Period fo	or Reply								
THE - Exte after - If the - If NO - Failu	ORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT unsions of time may be available under the provisions of 37 (SIX (6) MONTHS from the mailing date of this communicate uperiod for reply specified above is less than thirty (30) days uperiod for reply is specified above, the maximum statutory uper to reply within the set or extended period for reply will, by uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three months after the uperply received by the Office later than three	ION. CFR 1.136(a). In no event, however, may a ion. s, a reply within the statutory minimum of this period will apply and will expire SIX (6) MOI a statute, cause the application to become A	reply be timely filed rty (30) days will be considered timely NTHS from the mailing date of this co BANDONED (35 U.S.C. § 133).						
Status									
1)	Responsive to communication(s) filed on	11 July 2001.							
<u> </u>		This action is non-final.							
3)	Since this application is in condition for a		ters, prosecution as to the	e merits is					
-	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
4)⊠	Claim(s) 1-4 is/are pending in the applica	ition.	•						
•	4a) Of the above claim(s) is/are withdrawn from consideration.								
	5) Claim(s) is/are allowed.								
6)⊠	☑ Claim(s) <u>—— is/are allewed.</u> ☑ Claim(s) <u>1-4</u> is/are rejected.								
7)	Claim(s) is/are objected to.								
8)[Claim(s) are subject to restriction a	and/or election requirement.							
Applicati	on Papers								
9)[The specification is objected to by the Exa	aminer.							
	10)⊠ The drawing(s) filed on <u>18 October 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority (ınder 35 U.S.C. § 119								
12)⊠	Acknowledgment is made of a claim for fo	reign priority under 35 U.S.C.	§ 119(a)-(d) or (f).						
	a)⊠ All b)□ Some * c)□ None of:								
	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No								
	3. Copies of the certified copies of the priority documents have been received in this National Stage								
	application from the International B			•					
* 5	See the attached detailed Office action for	a list of the certified copies not	received.						
Attachmen									
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-94	· —	Summary (PTO-413) (s)/Mail Date						
3) X Inform	nation Disclosure Statement(s) (PTO-1449 or PTO/S r No(s)/Mail Date <u>7/01,4/04,7/04</u> .		Informal Patent Application (PTC)-152)					

Application/Control Number: 09/903,480

Art Unit: 2123

DETAILED ACTION

Introduction

 Claims 1-4 of U.S. Application 09/903,480 filed on 07/11/2001 are presented for examination. The application claims priority to Japanese Application 2000-219075, filed on 07/19/2000.

Claim Rejections - 35 USC § 102

- 2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
 - A person shall be entitled to a patent unless -
 - (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. The prior art used for these rejections is as follows:
- Japanese Patent Publication 10-171773. (Henceforth referred to as "JPO Publication 1").
- Japanese Patent Publication 10-242720. (Henceforth referred to as "JPO Publication 2").
- 6. Japanese Office Action issued July 6, 2004. Item No. CA in Applicant's IDS filed on 7/22/2004. (Henceforth referred to as "JPO Office Action"). The applicants have provided an English translation of the Abstract of JPO Publication 1, but not

Application/Control Number: 09/903,480

Art Unit: 2123

for JPO Publication 2. JPO Office Action summarizes the teachings of both references as follows:

The JPO Office Action recites that JPO Publication 1:

... describes the fact that the property adjustment of a filter is carried out on the basis of the adjustment knowledge as calculated by using a circuit simulator.

Moreover, the JPO Office Action recites that JPO Publication 2:

... describes the fact that, subsequent to obtaining the amount of a change in the resonant frequency as compared with the amount of the change in the structural parameter of a di-electric resonator beforehand by means of a FEM simulator, fine adjustment is actually carried out.

7. Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by JPO Publication 2.

- 8. In regards to Claim 1,
 - 1. A method of adjusting characteristics of an electronic part, comprising:
 - (a) measuring at least one characteristic of said electronic part;
 - (b) performing an electromagnetic field simulation to determine the value of said characteristic which is to be obtained when the value of at least one structural parameter of said electronic part is varied from a design value; and
 - (c) adjusting said structural parameter based on step (b).

The Applicants did not provide an English language translation for JPO

Publication 2, however, the JPO Office Action recites that JPO Publication 2 reference teaches the following:

... describes the fact that, subsequent to obtaining the amount of a change in the resonant frequency as compared with the amount of the change in the structural parameter of a di-electric resonator beforehand by means of a FEM simulator, fine adjustment is actually carried out.

Examiner finds that the "fine adjustment" corresponds to step (c). This "fine adjustment" inherently also requires step (a), otherwise we do not have a base point to measure the magnitude of the adjustment. The comparison of the measured data to the output of the "FEM simulator" corresponds to step (b).

Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. The prior art used for these rejections is as follows:
- 11. Japanese Patent Publication 10-171773. (Henceforth referred to as "JPO Publication 1").
- 12. Japanese Patent Publication 10-242720. (Henceforth referred to as "JPO Publication 2").
- 13. Rose, Kenneth. "The Mathematics of Success and Failure". <u>IEEE Circuits and Devices Magazine.</u> Nov. 1991. Vol.7, Issue 3, pp.26-30. (Henceforth referred to as "Rose").
- 14. Van Zant, P. Microchip Fabrication: A Practical Guide to Semiconductor

 Processing. ISBN 0-07-135636-3. © 2000. Chapter 15. (Henceforth referred to as "Van Zant").

Application/Control Number: 09/903,480

Art Unit: 2123

- 15. Japanese Office Action issued July 6, 2004. Item No. CA in Applicant's IDS filed on 7/22/2004. (Henceforth referred to as "JPO Office Action"). The applicants have provided an English translation of the Abstract of JPO Publication 1, but not for JPO Publication 2. JPO Office Action summarizes the teachings of both references.
- 16. The claim rejections are hereby summarized for Applicant's convenience. The detailed rejections follow.
- 17. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over JPO Publication 2 in view of Rose.
- 18. In regards to Claim 2,
 - 2. A method of adjusting characteristics of an electronic part, comprising:
 - (a) measuring at least one characteristic of said electronic part;
 - (b) performing an electromagnetic field simulation to determine a value of said characteristic which is to be obtained when the value of at least one of a plurality of structural parameter of said electronic part is varied from a design value, said plurality of structural parameters being dimensions of a plurality of pre-selected portions of said electronic part;
 - (d) adjusting the value of said structural parameter by an amount corresponding to said amount of variation.

The Applicants did not provide an English language translation for JPO
Publication 2, however, the JPO Office Action recites that JPO Publication 2
reference teaches the following:

... describes the fact that, subsequent to obtaining the amount of a change in the resonant frequency as compared with the amount of the change in the structural parameter of a di-electric resonator beforehand by means of a FEM simulator, fine adjustment is actually carried out.

Examiner finds that the "fine adjustment" corresponds to step (d). This "fine adjustment" inherently also requires step (a), otherwise we do not have a base

point to measure the magnitude of the adjustment. Examiner also finds that the di-electric resonator structural parameter data output by the "FEM simulator" corresponds to step (b).

However, JPO publication 2 does not teach the following limitation:

(c) determining the amount of validation of the value of the structural parameter from the design value which has to be effected to make the measured value of said characteristic fall within a predetermined range of allowable error from the design value; and

Rose, on the other hand, expressly teaches (see p.27, left column, last para. to middle column, 1st para.):

As SPC is typically practiced, a manufacturing engineer takes a random sample of n chips from a batch of N chips, and determines the number of chips that exceed product tolerances. ...

To answer this question, suppose that the product parameter of interest – threshold voltage, for example – is normally distributed about some mean (μ) , say, 1.0 V; and the standard deviation, σ , is 100 mV. For a normal distribution, 95.5 percent of all samples will lie within $\pm 2\sigma$ of the mean; 99.7 percent will lie within $\pm 3\sigma$. If our circuit can only tolerate threshold voltage variations from 0.8 to 1.2 V, almost 5 percent of the circuits would be defective.

Examiner finds that Rose's "product tolerances" correspond to Applicant's "predetermined range of allowable error from the design value."

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of JPO publication 2 with those of Rose, because Rose teaches (emphasis added):

Professor Ishikawa of the University of Tokyo has suggested that quality control evolved in three stages: inspection, manufacturing-process controls, and design improvement. Inspection may prevent bad products from leaving the factory, but it does not reduce product variation. Manufacturing-process controls can reduce production variation, but process corrections are often costly. **Design improvements usually offer**

the greatest leverage in reducing variation and improving product quality.

(see Rose: p.29, left column, 1st para. of "New Strategies for SPC")

Taguchi formulated an approach to improving product quality at the design stage. (Ref. 4 provides an excellent introduction to Taguchi's approach.) Once a prototype design is developed, parameter design identifies process settings that reduce product variations. Once these settings are determined, tolerance design determines tolerances that reduce losses over the life of a product.

(see Rose: p.30, left column, 2nd para.)

19. Claims 3-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over

JPO Publication 2 in view of Rose and further in view of Van Zant.

- 20. In regards to Claim 3,
 - 3. A method of adjusting characteristics of an electronic part according to claim
 - 2, further comprising the steps of:

determining, from the results of said electromagnetic field simulation, correlations between the amounts of validations of the value of the structural parameter and the amounts of deviations of the value of said characteristic from the design value;

and storing the correlations in the form of table data;

wherein the amount of variation of the value of the structural parameter, determined in step (c) and corresponding to the amount of deviation of the measured value of said item of the characteristics from the design characteristic value, is derived from said table data.

Rose teaches:

As SPC is typically practiced, a manufacturing engineer takes a random sample of n chips from a batch of N chips, and determines the number of chips that exceed product tolerances. ...

To answer this question, suppose that the product parameter of interest – threshold voltage, for example – is normally distributed about some mean (μ) , say, 1.0 V; and the standard deviation, σ , is 100 mV. For a normal distribution, 95.5 percent of all samples will lie within $\pm 2\sigma$ of the mean; 99.7 percent will lie within $\pm 3\sigma$. If our circuit can only tolerate threshold voltage variations from 0.8 to 1.2 V, almost 5 percent of the circuits would be defective.

(see Rose: p.27, left column, last para. to middle column, 1st para.)

However, Rose does not expressly teach "storing the correlations in the form of table data."

Van Zant, on the other hand teaches storing the data in the form of a graph:

A first step in process control is to make a histogram of the particular process parameter and determine if the distribution is a normal distribution. If it is not, the chances are good that there is something wrong in the process. If the distribution is a normal one, the next step is to compare the range of the distribution with the design limits for the particular parameter (Fig.15.13). This comparison is made to determine if the natural process distribution limits fall within the design limits. If they do not, the process must be fixed or some percentage of the parameter readings (and the wafers) will always be out of specification. (see Van Zant: Fig.15.13 and p.490)

Examiner finds that constructing Van Zant's graph inherently requires the storage of the correlations in the form of table data, in order to enable the step of "... compar[ing] the range of distribution with the with the design limits for the particular parameter (Fig.15.13)." Without storing the (X,Y) values of the curve plotted in Fig.15.13, it is not possible to perform the comparison (See Figs. 15.11 to 15.12).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Rose with those of Van Zant, because Van Zant's graph is "A first step in process control" (see Van Zant: p.490, para.2). The Rose reference is also in the field of "statistical process control".

21. In regards to Claim 4,

4. A method of adjusting characteristics of an electronic part according to claim

3, wherein steps (a)-(d) are cyclically repeated while setting the amount of adjustment in step (d) in each cycle to a value smaller than said amount of variation, thereby bringing the value of said characteristic closer to the design value.

Rose expressly teaches (emphasis added):

Continuous quality improvements are not optional if one wishes to remain competitive in microelectronics manufacturing. The unprecedented rate of improvement in microelectronics technology requires very rapid improvement in process quality. Knowing the techniques of statistical process control is essential for maintaining and improving process quality. This is especially true at the stage of product and process development where SPC techniques offer the greatest leverage. Continuing reductions in the sensitivities of product parameters to process variations will assure continuous quality improvement. In addition, defect densities must be reduced significantly as design rules shrink to avoid catastrophic failures and assure reasonable yields.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Rose with those of Van Zant, because Van Zant's graph is "A first step in process control" (see Van Zant: p.490, para.2). The Rose reference is also in the field of "statistical process control".

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ayal I. Sharon whose telephone number is (571) 272-3714. The examiner can normally be reached on Monday through Thursday, and the first Friday of a biweek, 8:30 am – 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached at (571) 272-3716.

Any response to this office action should be faxed to (703) 872-9306, or mailed to:

USPTO P.O. Box 1450 Alexandria, VA 22313-1450

or hand carried to:

USPTO
Customer Service Window
Randolph Building
401 Dulany Street
Alexandria, VA 22314

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center 2100 Receptionist, whose telephone number is (571) 272-2100.

Ayal I. Sharon

Art Unit 2123

March 25, 2005

Constitution of the state of th

Page 10